

Deep Research Report: Low-Cost Intelligent ESD Control Station for Semiconductor Labs

Executive summary

Your project (a smart ESD control station for a semiconductor lab environment in Costa Rica ¹, framed as an Tecnológico de Costa Rica ² electronic engineering graduation project) is **technically feasible and academically defensible**, but it must be positioned carefully to stay “justified” given the existence of commercial systems that already cover many features (touchscreen UI, card authentication, logging, access relay). The core of your differentiation should be **(a) cost, (b) openness/customization/integration, and (c) a rigorous metrology + calibration story** for high-resistance DC measurements.

Concise conclusions aligned to your three questions:

- **IC availability (0.75 MΩ–35 MΩ DC resistance measurement):** There is **no single “ESD tester front-end IC”** marketed specifically for this exact problem. However, there *are* plenty of **supporting IC building blocks** that make a robust DC measurement front end practical: electrometer/ultra-low bias op-amps, precision delta-sigma ADCs with PGA and references, low-leakage multiplexers/switches, DACs for programmable test voltage, and current-reference ICs for a constant-current architecture. Your range (0.75 MΩ–35 MΩ) is **well within** what carefully designed precision analog + ADC architectures can measure. ³
- **Low-cost alternatives that could make the project “unjustified”:** Yes, **low-cost combo testers already exist** (sub-\$500) that test wrist strap + footwear with factory-set limits, and **mid-tier units** (<\$2k) add speed, improved reliability, and relays. But the **full “smart gate” feature set** (touch UI, data logging to a database, badge/card integration, Wi-Fi/Ethernet, access control logic) is typically **multi-thousand dollars** (often ~\$4k–\$8k+ depending on options and vendors). Your project remains justified if your “target system” is explicitly **the integrated station**, not merely a resistance tester. ⁴
- **Academic + industrial justification:** Industrially, ESD control programs are formalized (e.g., compliance verification, personnel grounding, records/logging) and ESD can cause **latent (“walking wounded”) failures** that escape initial test but fail later—so prevention and verification are meaningful engineering problems. ⁵
Academically, you can contribute a defensible thesis by (1) designing and characterizing a low-leakage DC measurement AFE; (2) quantifying the effect of humidity/contamination and guarding techniques; (3) implementing a calibration/traceability plan and uncertainty budget; and (4) demonstrating systems integration (identity, logging, and access relay) in a modular architecture. This aligns with current research direction toward **continuous monitoring and IoT-style grounding/ESD monitoring**. ⁶

Measurement requirements, standards context, and safety constraints

What “good enough” looks like for your measurement function

Most personnel testers in real factories are **go/no-go instruments** with documented pass/fail limits—not precision ohmmeters. That matters because your design target should be **reliable classification** at thresholds, with sufficient margin, rather than chasing extremely low percentage error everywhere.

A widely used “default” threshold set in commercial access-control testers is:

- Wrist strap: **750 k Ω to 10 M Ω**
- Footwear: **750 k Ω to 35 M Ω** ⁷

That matches your stated measurement range (0.75 M Ω –35 M Ω) and strongly supports that your target range is realistic and industry-aligned.

DC test voltage choices and what they imply

Commercial systems use **DC test signals** and vary the open-circuit voltage by product/design goal:

- Around **9 VDC** is used in simple wrist-strap testers, explicitly described as designed to test “without harm to the operator.” ⁸
- Around **30 VDC (open circuit)** appears in faster dual-combination testers; the test current is limited by resistors and depends on the selected range. ⁹
- Some monitoring approaches may use higher voltages internally (the exact implementation depends on monitor vs tester), but the safety strategy is always: **voltage may be high open-circuit, but current is strongly limited.**

A useful engineering way to think about safety is the current you would get if the DUT were purely resistive. For your range:

Test voltage	Current @ 0.75 M Ω	Current @ 35 M Ω
4 V	5.33 μ A	0.114 μ A
9 V	12.0 μ A	0.257 μ A
30 V	40.0 μ A	0.857 μ A
100 V	133 μ A	2.86 μ A

Even at 30 V, you’re in the microamp regime—consistent with “safe-by-design” test circuits when properly current-limited and grounded.

Pass/fail thresholds, accuracy expectations, and environmental sensitivity

A practical accuracy target is to match what commercial testers claim for compliance verification use:

- One commercial dual-combination tester specifies **±10%** for most limits (and ±20% only at the extreme 1 GΩ setting). ¹⁰
- It also provides selectable high limits up to **35 MΩ**, **100 MΩ**, and **1 GΩ**, with an explicit warning that the 1 GΩ setting can false-pass with a dirty foot plate and is **not suitable above 50% RH**. ¹¹

This is important for your thesis narrative: it proves that **humidity and contamination are first-order effects** in high-resistance contact measurements, and it motivates (a) guarding/leakage control, and (b) ambient monitoring + test retries + diagnostics.

Candidate ICs and component options for a 0.75 MΩ–35 MΩ DC front end

Key idea

You don't need a “magic IC” that outputs resistance directly. You need a **measurement chain**:

1. Generate a known stimulus (constant voltage or constant current)
2. Sense the response (current or voltage) with ultra-low leakage
3. Digitize with enough resolution and stable reference
4. Make robust pass/fail decisions (with margin) and log the data

Table A: Candidate ICs and component building blocks

The table below focuses on “high leverage” parts for your analog front end and stimulus generation.

Category	Candidate part	Why it's useful in your station	Key specs relevant to 0.75 MΩ–35 MΩ DC	Typical single-qty price (USD)
Electrometer-grade op-amp	ADA4530-1	Designed for femtoamp-level input leakage problems; integrated guard buffer supports guarded PCB routing	Input bias shown ~0.02 pA; integrated guard + layout guidance; wide supply range	37.29 ¹²
Ultra-low bias op-amp	LMP7721	Lower-cost alternative path for very high impedance nodes (e.g., current-sense / buffer stages)	Input bias shown ~0.003 pA; high bandwidth; low supply voltage; datasheet emphasizes ultra-low bias behavior	6.54 ¹³

Category	Candidate part	Why it's useful in your station	Key specs relevant to 0.75 MΩ–35 MΩ DC	Typical single-qty price (USD)
Precision sigma-delta ADC with PGA + mux + ref	ADS124S08	High-resolution digitization for small sense voltages; PGA supports wide dynamic range; internal reference simplifies design	24-bit, 12 inputs, SPI; low-noise PGA (datasheet states low noise at high gain); single-supply operation	11.78 ¹⁴
Low-leakage analog mux / switch	TMUX1108	Lets you route different test points (wrist/foot, calibration resistors, self-test loops) while managing leakage	Leakage and analog switch attributes provided; supports wide bandwidth; 1.08–5.5 V supply	3.97 ¹⁵
Low-cost DAC (programmable stimulus / thresholds / calibration)	MCP4725	Simple programmable voltage output to set test stimulus or comparator thresholds	12-bit, buffered output, I2C, 2.7–5.5 V	1.27 ¹⁶
Current-source IC (simple constant-current architecture)	LM334	Simple adjustable current source; useful if you choose constant-current methods for some ranges	TI provides pricing and datasheet access; used as adjustable current source reference	(varies; TI list pricing shown) ¹⁷
Dual precision current reference	REF200	Provides stable microamp-scale current references for constant-current excitation approaches	TI part listing identifies current-reference function and pricing	(varies; TI list pricing shown) ¹⁸

Interpretation: For your range, the combination of (a) an ultra-low bias front end, (b) a precision ADC with PGA, and (c) careful switching/guarding is a standard and defensible approach—used broadly in other high-impedance instrumentation domains. ¹⁹

Recommended analog front-end architectures and leakage-control design practices

Three viable DC measurement architectures

Below are architectures that map cleanly to ESD station needs (pass/fail thresholds, fast test time, high reliability, and low cost).

Constant-voltage stimulus + current-sense (recommended baseline)

You apply a known DC voltage (e.g., 9 V or 30 V open circuit) through a controlled path, measure current via a sense element (or transimpedance), compute resistance, then compare to limits.

Why this matches ESD stations:

- Commercial fast testers explicitly use a **30 V test signal** and limit current by resistors. ⁹
- It gives stable classification for 0.75 M Ω –35 M Ω without needing extremely precise current-source ICs.

Constant-current stimulus + voltage-sense (good for “tight metrology,” more complex)

You generate a known current (microamps) and measure voltage across the DUT. This can be elegant, but constant-current accuracy and leakage become the dominant challenge.

Comparator-only go/no-go (lowest BOM, hardest to claim “intelligent”)

This mimics classic simple testers: two thresholds implemented as a window comparator. Fast and cheap, but limited for logging “actual resistance,” calibration sophistication, and diagnostics.

Mermaid block diagrams

System modules flowchart (your full station)

```
graph TD
    A[User approaches station] --> B[Presence detection]
    B --> C[UI prompt on 7-inch display]
    C --> D[Identify user: RFID / badge]
    C --> E[Biometric optional: fingerprint or face]
    D --> F[Enable test]
    E --> F
    F --> G[Wrist strap test]
    F --> H[Footwear/heel strap test]
    F --> I[Ambient sensing: temperature/RH]
    G --> J[Decision engine: pass/fail + diagnostics]
    H --> J
    I --> J
    J --> K[Access control relay output]
    J --> L[Local log + database sync]
    L --> M[Reports / compliance records]
```

Constant-voltage + current-sense AFE block diagram

```
graph LR
    V[Test voltage source] --> R[Series limit + safety resistor]
```

```
R --> DUT[User path-to-ground DUT]
DUT --> RS[Current sense element]
RS --> AFE[Low-leakage buffer / TIA]
AFE --> ADC[24-bit ADC with PGA]
ADC --> MCU[Controller]
MCU --> UI[Display + logging + relay]
```

Guarding, leakage, and contamination control: what matters most

The dominant “gotchas” in MΩ measurements are not ADC resolution—they’re **leakage paths** and **surface contamination**.

Key practices you should treat as “requirements,” not “nice-to-have”:

- **Guard rings tied to the same potential as the high impedance node** are a standard technique to reduce leakage into sensitive nodes. ²⁰
- Electrometer-grade op-amps often include explicit layout support (e.g., integrated guard buffer outputs positioned to simplify guard routing). ²¹
- **Guarding is also a measurement-system principle, not only PCB layout:** using a guard conductor reduces leakage and can reduce settling time in low-current/very-high-resistance measurements (a key reason triax/guarded methods exist in sensitive DC metrology). ²²

A practical detail from real ESD testers underscores your test procedure design: users are warned not to touch other metal during test because it changes results. ¹¹

DC vs AC methods for ESD applications

For ESD compliance verification, the real requirement is usually that the person’s **path-to-ground** meets the acceptable resistance window reliably and repeatably. That naturally fits DC methods.

AC impedance methods can be academically interesting, but you must justify them against:

- added complexity (frequency response, capacitive coupling through shoes/flooring)
- interpretability (pass/fail thresholds are defined in resistance terms in common practice)
- risk of “measuring capacitive coupling” rather than the intended resistive path

Given commercial practice and your need for compliance-friendly validation, a DC method is the safer thesis backbone. ²³

Commercial landscape and low-cost alternatives that compete with your idea

Commercial station examples (visual grounding)

What exists today

Two commercially important reference points:

- A full access-control and logging system (tests wrist + footwear, logs results, controls access) exists with default limits of **750 k Ω –10 M Ω (wrist)** and **750 k Ω –35 M Ω (footwear)**. ²⁴
- A faster dual-combination tester family exists that uses a **30 V test signal** and provides configurable ranges including **35 M Ω** and higher, with published accuracy and calibration guidance. ²⁵

Table B: Product tiers vs your proposed station

Prices below are “list/online prices” and vary by configuration and region; they serve to map your cost targets.

Tier (your targets)	Example product (market)	Approx price (USD)	Core functions	Major gaps vs your project
Basic (<\$500)	SCS 770030 combo wrist+footwear tester	~297–314	Wrist + footwear pass/fail, NIST-calibrated style offering; simple operation	No identity/auth integration, limited network/logging, not a “station” UI experience ²⁶
Mid (\$500– \$2.5k)	SCS 770758 dual combination tester	~945	Faster concurrent tests; relay output; 30 V test signal; configurable limits including 35 M Ω ; accuracy and annual calibration guidance	No built-in enterprise UX, limited “smart station” features without external compute/auth subsystem ²⁷
Full (\$2.5k– \$8k)	SmartLog Pro 2 (access control + logging)	~5,150	Touchscreen UI; card reader customization; Wiegand interface for pairing with face terminal; logs results and environmental data; internal memory buffering; access control	Closed/managed ecosystem; customization constraints; cost; research value depends on what you add beyond buying it ²⁸
Full (\$2.5k– \$8k)	Botron ELITE Complete	~3,927 (example listing)	Integrated ID interfaces (specs list multi-reader support); broad adjustable test ranges; network integration	Price still “industrial”; closed vendor ecosystem; features overlap heavily with your concept ²⁹

Does this make your project unjustified?

Not automatically—but it changes your thesis framing:

- If your project's main claim is **“a device that measures wrist strap and footwear resistance”**, then **the project would be hard to justify** as novel or necessary because <\$500 testers already do it. ²⁶
- If your project's claim is **“a lower-cost, open, customizable station that integrates authentication, logging, access relay, and environmental diagnostics in a lab-ready way,”** then it remains justified because commercial “full stations” appear priced in the **multi-thousand** range and are typically closed systems. ³⁰

In other words: the project is justified if your deliverables explicitly emphasize **system integration + metrology rigor + customization**, not the basic measurement alone.

Validation, calibration plan, and prototype BOM cost estimate

Calibration and validation plan

A credible ESD-station thesis should treat calibration and verification as a first-class design requirement because commercial systems explicitly talk about NIST traceability and annual recalibration. ³¹

Also, be careful with language: National Institute of Standards and Technology ³² emphasizes that **traceability is a property of a measurement result, not of an instrument**; simply having a “calibrated” device does not automatically make everything you measure “traceable.” ³³

Table C: Calibration + validation plan (practical, thesis-friendly)

Goal	Method	Equipment	What you record	Acceptance
Threshold calibration (0.75 MΩ, 10 MΩ, 35 MΩ)	Inject known resistances and verify pass/fail boundary behavior; include guard-banding margin	Precision resistance decade box or calibrated resistors; guarded connections	Measured values, decision outcome, ambient RH/T, instrument config	Boundary error within chosen tolerance (e.g., ±10% aligned with commercial practice) ³⁴
Repeatability	N repeated tests with the same reference resistance and repeated user contact cycles	Same as above + controlled contact fixture	Std. dev., outliers, time-to-stable	Set repeatability spec (e.g., <1–2% of threshold band)

Goal	Method	Equipment	What you record	Acceptance
Humidity dependence	Sweep RH (e.g., 30%→70%) and test leakage/false pass risk	Environmental chamber (ideal) or controlled humidifier box; RH sensor	Failure rates, drift, time-to-pass	Quantify susceptibility; produce mitigation rules (cleaning, re-test logic) ³⁵
Contamination sensitivity	Apply controlled contamination (fingerprints, residue) to footplate/electrode and test	Cleaning materials, repeatable contamination protocol	Before/after cleaning, false pass/fail	Document cleaning requirement and intervals; show diagnostic detection
Leakage/guard effectiveness	Compare designs with/without guard ring/guard plane	Test PCB variants; measure offset/leakage	Baseline leakage (equivalent resistance), drift	Demonstrate measured improvement

Prototype BOM estimate with cost variants

Because you asked to treat BOM cost as an “open goal,” a realistic prototype strategy is to choose one of two paths:

- **Prototype/academic path:** low-cost ID (or even keypad-only) + focus on measurement + logging + relay
- **Industry-integration path:** reader compatible with corporate badge systems + hardened enclosure + more compliance documentation

Below is a parts-level estimate anchored by identifiable parts where possible; some items are engineering estimates due to vendor variability and local sourcing.

Subsystem	Example parts / notes	Est. cost (USD)
UI + compute	7" display module price shown; associated items on the same distributor page show Pi-class SBC and accessories pricing	~60 (display) + compute + storage ³⁶
Measurement AFE PCB	ADC + mux + DAC + low-leakage op-amp(s) + passives; core IC prices shown in Table A	~25–80 depending on op-amp choice ³⁷
Power	Mains PSU, internal regulators, isolation strategy (estimate)	~15–40

Subsystem	Example parts / notes	Est. cost (USD)
Authentication	Badge reader + optional biometric (wide variability; treat as a configurable option)	~0–300 (project-dependent)
Sensors	Temp/RH + presence/proximity sensor (estimate)	~5–30
Access control	Relay/SSR + wiring + safety design (estimate)	~5–25
Mechanical	Footplate electrodes, wrist jack assembly, enclosure/stand (estimate; highly variable by fabrication)	~50–250
Misc.	LEDs, buzzer, connectors, ESD protection devices, gaskets, mounting	~20–80

Expected prototype total: ~\$300–\$900 depending on (a) authentication hardware, and (b) mechanical quality level.

This is consistent with your cost-tier framing: you can credibly target **below \$500** for a “smart tester prototype” while still undercutting multi-thousand-dollar integrated systems—if you avoid expensive enterprise badge readers in the first prototype.

Academic and industrial justification, thesis contributions, and curated reference bank

Why this is justified as an electronic engineering graduation project

Industrial justification

- ESD control programs are formalized and include personnel grounding and compliance verification concepts; many organizations handling sensitive electronics implement these programs. ³⁸
- ESD events can cause **latent failures** (degraded but not immediately dead devices), which is why prevention/verification is valuable in semiconductor environments; TI explicitly describes the “walking wounded” phenomenon. ³⁹
- The fact that the market supports both low-cost testers and high-cost integrated access/logging stations demonstrates real operational demand and cost pain points. ⁴⁰

Academic justification

You can frame your work as a rigorous instrumentation + systems project:

- **High-impedance DC measurement engineering** (guarding, leakage, settling, noise) is non-trivial and is supported by precision measurement literature. ¹⁹
- Research and industry continue to push **continuous monitoring** and **IoT-style grounding/ESD monitoring**, indicating this area is still “alive” academically and practically. ⁶

Thesis contributions that keep the project clearly “worth it”

To avoid “this already exists, just buy it,” explicitly treat the commercial overlap as part of your thesis argument:

1. **Open, reproducible analog front-end design** for 0.75 MΩ–35 MΩ with documented leakage controls and error budget (and a PCB layout guide).
2. **Calibration + verification methodology** aligned to real-world tester behavior (annual calibration model, periodic verification, uncertainty discussion, traceability language correctness). ⁴¹
3. **Data + integration architecture**: local buffering during network failure (commercial systems do this) and secure syncing, plus exportable compliance reports. ⁴²
4. **Environmental robustness study** (humidity and contamination effects) with quantified mitigation (cleaning procedures, retries, “invalid test” detection). ³⁵
5. **Costed design space**: show what features push you from <\$500 to >\$2k and how (especially identity hardware and mechanics).

Curated reference bank for your state of the art + theoretical framework (≤30)

Below is a deliberately limited set of high-value references you can cite in your introduction, framework, and state-of-the-art section. Each item is chosen to support a “load-bearing” claim in your thesis.

1. ANSI overview of ANSI/ESD S20.20-2021 program scope and key elements. ⁴³
2. ESD Association fundamentals: device sensitivity models and test limitations (HBM/CDM context). ⁴⁴
3. ESD Association overview of standards and technical reports (TR53, etc.) context. ⁴⁵
4. TI application report on ESD failure modes and latent (“walking wounded”) failures. ³⁹
5. SmartLog Pro 2 manual: default limits (750 kΩ–10 MΩ wrist; 750 kΩ–35 MΩ footwear) and access-control/logging positioning. ⁴²
6. SmartLog Pro 2 product page: 7" touchscreen, customizable card reader, Wiegand interface (biometric pairing concept). ⁴⁶
7. SmartLog Pro 2 price listing with data-logging claims (temperature/humidity) for cost-tier justification. ⁴⁷
8. Dual Combination Tester (TB-9094): test voltages, current limiting statement, accuracy spec, calibration/annual guidance, configurable limits including 35 MΩ. ²⁵
9. Mid-tier tester pricing example for your market comparison (dual combination tester). ⁴⁸
10. Basic combo tester pricing + feature baseline (no logging/auth); supports “low-cost exists for simple testing.” ²⁶
11. Wrist strap tester datasheet describing 9 VDC test voltage and “no harm” positioning. ⁸
12. Botron ELITE specs showing multi-interface ID options and access-control-grade capability (competitive landscape). ⁴⁹
13. Botron ELITE price listing supporting “full systems are multi-thousand dollars.” ⁵⁰
14. Continuous ESD monitoring research paper (industrial-grade motivation beyond periodic checks). ⁵¹
15. IoT-based grounding monitoring research paper (academic precedent for networked grounding verification). ⁵²
16. TI application note on high impedance op-amp design and guarding concepts (input guarding). ⁵³
17. Tektronix/Keithley low-level measurements handbook (guarding and leakage elimination concepts for picoamp/high-resistance work). ²²

18. NIST metrological traceability guidance (correct language + conceptual grounding for calibration/traceability). ³³
19. ADA4530-1 datasheet (guard buffer + layout guidance as a primary source). ²¹
20. ADA4530-1 distributor listing (cost realism and key parameters). ⁵⁴
21. LMP7721 datasheet (ultra-low input bias performance primary source). ⁵⁵
22. LMP7721 distributor listing (cost and core parameters). ⁵⁶
23. ADS124S08 datasheet (precision ADC noise/PGA/reference basis for your AFE). ⁵⁷
24. ADS124S08 distributor listing (cost and configuration). ⁵⁸
25. TMUX1108 distributor listing (switch leakage + cost; routing/calibration switching). ¹⁵
26. MCP4725 distributor listing (DAC cost and convenience). ¹⁶
27. TI LM334 part pricing/datasheet access (current-source option). ¹⁷
28. TI REF200 part pricing/datasheet access (precision microamp reference option). ¹⁸
29. 7" display listing (UI cost anchoring and associated SBC accessory pricing context). ³⁶

¹ ⁹ ¹⁰ ¹¹ ²³ ²⁵ ³¹ ³⁴ ³⁵ ⁴¹ [https://www.mouser.com/datasheet/3/170/1/770758_Dual_Combination_Tester_User_Guide.pdf?](https://www.mouser.com/datasheet/3/170/1/770758_Dual_Combination_Tester_User_Guide.pdf?srltid=AfmBOorz_hUVrAfieMg6d67OArWjiYAAUCeRulBae6dXi3atfbd6D0hj)

[srltid=AfmBOorz_hUVrAfieMg6d67OArWjiYAAUCeRulBae6dXi3atfbd6D0hj](https://www.mouser.com/datasheet/3/170/1/770758_Dual_Combination_Tester_User_Guide.pdf?srltid=AfmBOorz_hUVrAfieMg6d67OArWjiYAAUCeRulBae6dXi3atfbd6D0hj)

[https://www.mouser.com/datasheet/3/170/1/770758_Dual_Combination_Tester_User_Guide.pdf?](https://www.mouser.com/datasheet/3/170/1/770758_Dual_Combination_Tester_User_Guide.pdf?srltid=AfmBOorz_hUVrAfieMg6d67OArWjiYAAUCeRulBae6dXi3atfbd6D0hj)

[srltid=AfmBOorz_hUVrAfieMg6d67OArWjiYAAUCeRulBae6dXi3atfbd6D0hj](https://www.mouser.com/datasheet/3/170/1/770758_Dual_Combination_Tester_User_Guide.pdf?srltid=AfmBOorz_hUVrAfieMg6d67OArWjiYAAUCeRulBae6dXi3atfbd6D0hj)

² ¹⁵ <https://www.digikey.com/en/products/detail/texas-instruments/TMUX1108PWR/9861450>

<https://www.digikey.com/en/products/detail/texas-instruments/TMUX1108PWR/9861450>

³ ¹² ⁵⁴ <https://www.digikey.com/en/products/detail/analog-devices-inc/ADA4530-1ARZ/5726586>

<https://www.digikey.com/en/products/detail/analog-devices-inc/ADA4530-1ARZ/5726586>

⁴ ²⁶ ⁴⁰ https://www.testequipmentdepot.com/scs-770030-combination-wrist-strap-and-footwear-tester.html?srltid=AfmBOopTOUMn1X-RDIH-q_3zvJ2YnXu4BoVPN56JuSGJAUEjZkiR-AIf

https://www.testequipmentdepot.com/scs-770030-combination-wrist-strap-and-footwear-tester.html?srltid=AfmBOopTOUMn1X-RDIH-q_3zvJ2YnXu4BoVPN56JuSGJAUEjZkiR-AIf

⁵ ³⁸ ⁴³ <https://blog.ansi.org/ansi/ansi-esd-s20-20-2021-protection-electronic-parts/>

<https://blog.ansi.org/ansi/ansi-esd-s20-20-2021-protection-electronic-parts/>

⁶ ⁵¹ <https://assets.amazon.science/4e/61/ef2f73dd493781aef810dd325aa3/continuous-esd-monitoring-system-for-manufacturing.pdf>

<https://assets.amazon.science/4e/61/ef2f73dd493781aef810dd325aa3/continuous-esd-monitoring-system-for-manufacturing.pdf>

⁷ ²⁴ ⁴² <https://www.descoindustries.com/PDF/TB-6610.pdf>

<https://www.descoindustries.com/PDF/TB-6610.pdf>

⁸ <https://transforming-technologies.com/wp-content/uploads/pdf/wst200-esd-wrist-strap-tester-data-sheet.pdf>

<https://transforming-technologies.com/wp-content/uploads/pdf/wst200-esd-wrist-strap-tester-data-sheet.pdf>

¹³ ⁵⁶ <https://www.digikey.com/en/products/detail/texas-instruments/LMP7721MA-NOPB/1835472>

<https://www.digikey.com/en/products/detail/texas-instruments/LMP7721MA-NOPB/1835472>

¹⁴ ³⁷ ⁵⁸ <https://www.digikey.com/en/products/detail/texas-instruments/ADS124S08IRHBR/7364934>

<https://www.digikey.com/en/products/detail/texas-instruments/ADS124S08IRHBR/7364934>

- 16 <https://www.digikey.com/en/products/detail/microchip-technology/MCP4725A1T-E-CH/1827895>
<https://www.digikey.com/en/products/detail/microchip-technology/MCP4725A1T-E-CH/1827895>
- 17 <https://www.ti.com/product/LM334/part-details/LM334M/NOPB>
<https://www.ti.com/product/LM334/part-details/LM334M/NOPB>
- 18 <https://www.ti.com/product/REF200/part-details/REF200AU>
<https://www.ti.com/product/REF200/part-details/REF200AU>
- 19 22 https://download.tek.com/document/LowLevelHandbook_7Ed.pdf
https://download.tek.com/document/LowLevelHandbook_7Ed.pdf
- 20 53 <https://www.ti.com/lit/an/snoa664/snoa664.pdf>
<https://www.ti.com/lit/an/snoa664/snoa664.pdf>
- 21 <https://www.analog.com/media/en/technical-documentation/data-sheets/ada4530-1.pdf>
<https://www.analog.com/media/en/technical-documentation/data-sheets/ada4530-1.pdf>
- 27 48 https://www.globaltestsupply.com/product/scs-770758-dual-combination-tester?srltid=AfmBOooBP11M5VdESu8wd-ELbUdLRPMAE2gi9QNr81YL2zsqsGo_Qsk0
https://www.globaltestsupply.com/product/scs-770758-dual-combination-tester?srltid=AfmBOooBP11M5VdESu8wd-ELbUdLRPMAE2gi9QNr81YL2zsqsGo_Qsk0
- 28 32 46 <https://emit.descoindustries.com/DescoEmitCatalog/Access-Control/SmartLog-Pro-2/Hardware/50180/>
<https://emit.descoindustries.com/DescoEmitCatalog/Access-Control/SmartLog-Pro-2/Hardware/50180/>
- 29 50 <https://www.assembledproduct.com/Bottron-B88000-Elite-Complete-Barcode-Tester-Only-p/b88000.htm>
<https://www.assembledproduct.com/Bottron-B88000-Elite-Complete-Barcode-Tester-Only-p/b88000.htm>
- 30 47 <https://www.newark.com/easybraid/50180/smartlog-pro-2-with-north-america/dp/68AK0994>
<https://www.newark.com/easybraid/50180/smartlog-pro-2-with-north-america/dp/68AK0994>
- 33 <https://www.nist.gov/metrology/metrological-traceability>
<https://www.nist.gov/metrology/metrological-traceability>
- 36 <https://www.digikey.com/en/products/detail/raspberry-pi/SC1227/6152806>
<https://www.digikey.com/en/products/detail/raspberry-pi/SC1227/6152806>
- 39 <https://www.ti.com/lit/pdf/ssya010>
<https://www.ti.com/lit/pdf/ssya010>
- 44 <https://www.esda.org/assets/Documents/Fundamentals-of-ESD-Part-5-Device-Sensitivity-and-Testing.pdf>
<https://www.esda.org/assets/Documents/Fundamentals-of-ESD-Part-5-Device-Sensitivity-and-Testing.pdf>
- 45 <https://www.esda.org/esd-overview/esd-fundamentals/part-6-esd-standards/>
<https://www.esda.org/esd-overview/esd-fundamentals/part-6-esd-standards/>
- 49 <https://www.botron.com/elite-complete/specs/>
<https://www.botron.com/elite-complete/specs/>
- 52 https://gradus.kefo.hu/archive/2025-2/2025_2_ENG_012_Nagy.pdf
https://gradus.kefo.hu/archive/2025-2/2025_2_ENG_012_Nagy.pdf
- 55 <https://www.ti.com/lit/ds/symlink/lmp7721.pdf>
<https://www.ti.com/lit/ds/symlink/lmp7721.pdf>

⁵⁷ <https://www.ti.com/lit/ds/symlink/ads124s08.pdf>
<https://www.ti.com/lit/ds/symlink/ads124s08.pdf>